

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 05-211128  
(43)Date of publication of application : 20.08.1993

(51)Int.Cl.

H01L 21/205  
H01L 21/265  
H01L 21/027  
H01L 27/12  
H01L 31/04

(21)Application number : 04-246594  
(22)Date of filing : 16.09.1992

(71)Applicant : COMMISS ENERG ATOM  
(72)Inventor : BRUEL MICHEL

(30)Priority



Priority number : 91 9111491 Priority date : 18.09.1991 Priority country : FR

## (54) MANUFACTURE OF THIN SEMICONDUCTOR FILM

(57)Abstract:

PURPOSE: To manufacture a uniform quality and thin semiconductor film by maintaining a wafer temperature during hydrogen or rare-gas ion implantation which is lower than a gas discharge temperature and performing heat processing, while a wafer and a reinforcing material are in close contact with each other.

CONSTITUTION: A fine bubble layer 3, which defines a semiconductor wafer 1 as a low region 6 and an upper region 5 constituting a thin film, is caused by implantation to a surface 4 of the wafer 1 by a bombardment 2. Ions are selected from hydrogen gas or rare-gas ions. The wafer temperature during the implantation is maintained to be lower than a temperature for discharging the ion gas from the semiconductor. The flat surface 4 of the wafer 1 is brought into close contact with a reinforcing material 7 of a rigid material layer. By performing heat processing at a temperature of 500° C or higher which is appropriate to separation of the thin film 5 from the bulk of the substrate 6 by a crystal rearrangement in the wafer 1 and pressure in the fine bubbles, and selecting the implantation energy, the thickness of the thin film can be selected within a wide thickness range.



## LEGAL STATUS

[Date of request for examination]

28.11.1995

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

3048201

[Date of registration]

24.03.2000

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Japanese Laid-Open Patent Publication No.  
5-211128/1993 (Tokukaihei 5-211128) (Published on  
August 20, 1993)

(A) Relevance to claims

The following is a translation of passages related to  
claims 6-11 of the present invention.

(B) Translation of the relevant passages

[Claims]

[Claim 1]

A method of manufacturing a thin semiconductor  
material film, ..., characterized by comprising:

a first step in which a microscopic bubble layer,  
which causes a lower area constituting a bulk of a  
substrate and an upper area constituting a thin film to be  
limited within a capacitive section of the wafer, is formed  
in the capacitive section which is provided at a depth  
close to an average implementation depth of ions, and the  
ions are implemented to a surface of the wafer by means  
of bombardment, the ions being either hydrogen gas ions  
or rare gas ions, and a temperature of the wafer during  
the implementation being lower than a maximum

temperature of a semiconductor heated owing to diffusion of a gas generated due to the implementation of the ions;

a second step in which a flat surface of the wafer is caused to be intimately in contact with a reinforcing member which is made of at least one rigid material layer; and

a third step ... in which an assembly of the wafer and the reinforcing member are subjected to heat treatment at a temperature suitable for detaching the thin film from the bulk of the substrate by a rearrangement effect of crystal in the wafer and a pressure from the microscopic bubbles.

[Claim 2]

The method as defined in claim 1, wherein, the implementation of the ions is conducted through at least one material layer whose type and thickness are arranged so as to allow the ions to pass through said at least one material layer.

[Claim 3]

The method as defined in claim 1, wherein, in the semiconductor, group-IV covalent bond is established.

[Claim 4]

The method as defined in any one of claims 1-3, wherein, the semiconductor is silicon, the ions for the

implementation are hydrogen gas ions, a temperature of the gas concerning the implementation is within a range of 20-450°C, and a temperature during the heat treatment in the third step is more than 500°C.

[Claim 5]

The method as defined in claim 2, wherein, the implementation is conducted through a sealed high-temperature oxidized silicon layer, and the reinforcing member is a silicon wafer which is coated with at least one oxidized silicon layer.

[Claim 6]

The method as defined in claim 1, wherein, the second step in which the flat surface of the wafer is caused to be intimately in contact with the reinforcing member is carried out by applying an electrostatic pressure.

[Claim 9]

The method as defined in claim 1, wherein, the reinforcing member is caused to be adhered to the wafer, through a process of precipitating inter-atomic bond.





(5)

H<sup>+</sup>イオンのイオンボンバード2を受けている。面4に平行に微小気泡層3を設けることができる。層3及び面4は薄いフィルム5を限定している。半導体基板6の他の部分は、基板のバルクを構成している。

【0034】図3は、半導体ウェーハ1の面4と密着された補剛材7を示している。本発明の有利な実施例では、材料へのイオン注入は高温度酸化シリコン封入層10を通じて行われ、補剛材7は少なくとも1つの誘電層によって被覆されたシリコンウェーハからなっている。

【0035】他の実施例は、半導体材料に補剛材を固定するために静電圧力を使用している。この場合、例えば5000Å厚さの酸化シリコン層を有するシリコン補剛材が選択される。ウェーハの平面は補剛材の酸化物と接触せられ、ウェーハと補剛材との間には数十ボルトの電位差が適用される。ここで得られる圧力は数105〜106パスカルである。

【0036】図4は、基板6のバルクから空間8によって区隔された、補剛材7に結合されたフィルム5を示している。

【0037】本明細書は以下の資料を参照している。  
【0038】(1) SIMOX SOI for Integrated Circuit Fabrication by Hon Wai Lam, IEEE Circuits and Devices Magazine, July 1987.

(2) Silicon on Insulator Wafer Bonding, Wafer Thinning, Technological Evaluations by Haisma, Spiering, Biermann et Pals, Japanese Journal of Applied Physics, vol. 28, no. 8, August 1989.

(3) Bonding of silicon wafers for silicon on insula

【図1】




FIG. 1

【図2】




FIG. 2

(6)

【図3】




FIG. 3

【図4】




FIG. 4

フロントページの続き

(5)Int.Cl.5

H01L 27/12

31/04

願別記号

E 8728-4M

7376-4M

F I

H01L 31/04

X

技術表示面所